

UART_SIMULATION RESULTS IN TRANSCRIPT

UART Simulation Started

TIME=0 | rst=1 | tx_start=0 | data_in=00 | tx=1 | tx_done=0 | rx_done=0 | data_out=00

TIME=100000 | rst=0 | tx_start=0 | data_in=00 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=200000 | rst=0 | tx_start=1 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=220000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=2190000 | rst=0 | tx_start=0 | data_in=a5 | tx=0 | tx_done=0 | rx_done=0 |
data_out=00

TIME=4270000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=6350000 | rst=0 | tx_start=0 | data_in=a5 | tx=0 | tx_done=0 | rx_done=0 |
data_out=00

TIME=8430000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=10510000 | rst=0 | tx_start=0 | data_in=a5 | tx=0 | tx_done=0 | rx_done=0 |
data_out=00

TIME=14670000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=16750000 | rst=0 | tx_start=0 | data_in=a5 | tx=0 | tx_done=0 | rx_done=0 |
data_out=00

TIME=18830000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TIME=20910000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=1 | rx_done=0 |
data_out=00

TIME=20930000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |
data_out=00

TEST-1 PASS : Sent=a5 Received=a5

```
# TIME=22990000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=1 |  
data_out=a5  
  
# TIME=23010000 | rst=0 | tx_start=0 | data_in=a5 | tx=1 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=23990000 | rst=0 | tx_start=1 | data_in=3c | tx=1 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=24010000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=25070000 | rst=0 | tx_start=0 | data_in=3c | tx=0 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=31310000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=39630000 | rst=0 | tx_start=0 | data_in=3c | tx=0 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TIME=43790000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=1 | rx_done=0 |  
data_out=a5  
  
# TIME=43810000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=0 | rx_done=0 |  
data_out=a5  
  
# TEST-2 PASS : Sent=3c Received=3c  
  
# TIME=45870000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=0 | rx_done=1 |  
data_out=3c  
  
# TIME=45890000 | rst=0 | tx_start=0 | data_in=3c | tx=1 | tx_done=0 | rx_done=0 |  
data_out=3c  
  
# Simulation Finished  
  
# Total Tests = 2  
  
# Passed Tests = 2  
  
# Failed Tests = 0  
  
# ** Note: $stop : C:/Users/ragha/Documents/verilog projects/work/work/uart_tb.v(90)  
  
# Time: 46870 ns Iteration: 0 Instance: /uart_tb
```